Header Ads

Build your Career as a Verification Engineer

If you have just completed your graduation in engineering and you are looking for jobs, then this might be a good option for you! Are you really good as an artist and do you want to enrol in a field where engineering meets design? Then this article is absolutely for you! A career in VLSI design will put your engineering skills to test as well as let the artist in you design multiple devices which can benefit the industry. As a VLSI designer, you need to design complicated and large systems where you can amalgamate all of these systems into a single electronic chip.

You also have to come up with various geometrical as well as circuit designs that can be printed on silicon based on which the designs can be formulated and implemented. As a VLSI design verification engineer, you have to verify the functionality and performance of the designs as per the specifications and you need to approve that they are correct. For doing so, you first need to create a verification environment which is familiar with the actual world deployment scenario. This sort of created environment for verification is known as the VIP or Verification Intellectual Property created for design under test (DUT). On setting up this environment, you will also get an idea about the failure parts of the designs.

You can majorly do two types of verification. The first is the Functional Verification, where you need to ensure that the design conforms to all the specifications. It is to check whether the proposed design is doing what it is intended to do. The second method of verification is the Timing Verification where you need to ensure that the design is fast enough and able to function without any errors within a stipulated time frame.

The Timing Verification can be further done in two ways- a) Static Timing analysis: Here, you can compute the approximate timing of a circuit without any simulation. B) Dynamic timing Verification- Where you can verify that an ASIC design is capable and fast enough to run error free within the targeted clock time. Here, you need to simulate the design files where were formerly used to synthesize all the integrated circuit designs.

On the contrary, if you want to work as an ASIC verification engineer, then you need to plan the verification of several digital design blocks that are complex. You also need to thoroughly understand the various design specifications and how to interact with other design engineers in various verification situations. You also need to figure out and write down all the various types of coverage measures which you can take for corner cases and stimuli. As a verification engineer, you need to establish a constrained verification environment majorly by using UVM and System Verilog. Lastly, you need to plan to debug tests to deliver functional design blocks and identify areas where you can improve and maintain a progress report.

For both these verification engineer jobs, you need to have a Bachelor’s of Science degree with minimum 4 years of work experience in related fields and knowledge of verification methodology such as OVM/UVM/VMM. Experience with System Verilog will be an added advantage.

Powered by Blogger.